Source-gated transistors for order-of-magnitude performance improvements in thinfilm digital circuits
. Measured transfer characteristics of a polysilicon SGT operated as n-type an as p-type. Due to the large negative threshold, mismatches between the off voltages of n-and p-type devices it is impractical to realize with these devices a CMOS inverter with performance as described in this study. However, this plot shows that there are no technical impediments to making p-type SGTs.
Supplementary Figure S2 . Output characteristics for the SGT in Supplementary Figure S1 operated as a) n-type and b) p-type. The design of these transistors is optimized for n-type operation, and as such, when driven as p-type they exhibit poor turn-on characteristics, large series resistance and substantial kink effect (the field relief mechanism relies on screening using a p-type source implant which is only effective when the devices are working in n-type mode). This would limit the performance of a CMOS inverter realized with these devices.
Supplementary Figure S3 . Output characteristics similar to Supplemental Figure S2 , but for a device with increased source length (S) and sourcedrain separation (d). The larger S increases somewhat the drain current in n-type operation, whereas for the p-type mode, the longer d reduces the kink effect, improving output impedance. However, the p-type curve still does not approach the performance of the n-type one. This is expected, as the device was designed to operate as n-type.
Supplementary Figure S4 . Transfer characteristics for the devices in Supplemental Figure S3 . We note that the n-type devices are insensitive to geometrical changes (typical for optimized SGTs) and that the on-off ratio in p-type operation improves with longer source-drain gap (d). This results from the ineffective source screening from drain field, since the screening mechanism was designed for n-type operation. For both geometries we note the large gap between the turn-off voltage in n-type and p-type operation which precludes the realization of an effective CMOS inverter with these particular devices. By adequate optimization (see Ref. 25) , n-type and ptype devices with the correct properties can be fabricated.
